

# System Ready, 20-Bit,  $\pm$ 2LSB INL, Voltage Output DAC

## Data Sheet **[AD5790](http://www.analog.com/AD5790)**

### <span id="page-0-1"></span>**FEATURES**

**Single 20-bit voltage output DAC, ±2 LSB INL 8 nV/√Hz output noise spectral density 0.1 LSB long-term linearity error stability ±0.018 ppm/°C gain error temperature coefficient 2.5 µs output voltage settling time 3.5 nV-sec midscale glitch impulse Integrated precision reference buffers Operating temperature range: −40°C to +125°C 4 mm × 5 mm LFCSP package Wide power supply range of up to ±16.5 V 35 MHz Schmitt-triggered digital interface 1.8 V compatible digital interface**

#### <span id="page-0-2"></span>**APPLICATIONS**

**Medical instrumentation Test and measurement Industrial control Scientific and aerospace instrumentation Data acquisition systems Digital gain and offset adjustment Power supply control**

#### <span id="page-0-4"></span>**GENERAL DESCRIPTION**

The [AD5790](http://www.analog.com/AD5790)<sup>[1](#page-0-0)</sup> is a single 20-bit, unbuffered voltage-output DAC that operates from a bipolar supply of up to 33 V. Th[e AD5790](http://www.analog.com/AD5790) accepts a positive reference input in the range of 5 V to  $V_{DD}$  – 2.5 V and a negative reference input in the range of  $V_{SS}$  + 2.5 V to 0 V. Th[e AD5790](http://www.analog.com/AD5790) offers a relative accuracy specification of ±2 LSB maximum range, and operation is guaranteed monotonic with a −1 LSB to +3 LSB DNL specification.

The part uses a versatile 3-wire serial interface that operates at clock rates of up to 35 MHz and is compatible with standard SPI, QSPI™, MICROWIRE™, and DSP interface standards. Reference buffers are also provided on chip. The part incorporates a power-on reset circuit that ensures the DAC output powers up to 0 V in a known output impedance state and remains in this state until a valid write to the device takes place. The part provides a disable feature that places the output in a defined load state. The part provides an output clamp feature that places the output in a defined load state.

<span id="page-0-0"></span><sup>1</sup> Protected by U.S. Patent No. 7,884,747 and 8,089,380.

#### **FUNCTIONAL BLOCK DIAGRAM**

<span id="page-0-3"></span>

#### **Table 1. Related Devices**



#### <span id="page-0-5"></span>**PRODUCT HIGHLIGHTS**

- 1. 20-bit resolution.
- 2. Wide power supply range of up to  $\pm 16.5$  V.
- 3. −40°C to +125°C operating temperature range.
- 4. Low 8 nV/√Hz noise.
- 5. Low ±0.018 ppm/°C gain error temperature coefficient.

#### <span id="page-0-6"></span>**COMPANION PRODUCTS**

Output Amplifier Buffer: [AD8675,](http://www.analog.com/ad8675) [ADA4898-1,](http://www.analog.com/ADA4898-1) [ADA4004-1](http://www.analog.com/ADA4004-1)

External Reference: [ADR445,](http://www.analog.com/adr445) [ADR4550](http://www.analog.com/adr4550)

DC-to-DC Design Tool: [ADIsimPower™](http://www.analog.com/ADIsimPower)

Additional companion products on the *[AD5790 product page](http://www.analog.com/AD5790)*

#### **Rev. C**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

## **TABLE OF CONTENTS**



### <span id="page-1-0"></span>**REVISION HISTORY**

#### $7/12$ -Rev. B to Rev. C



#### $2/12$ -Rev. A to Rev. B



### $12/11$ –Rev. 0 to Rev. A



11/11-Revision 0: Initial Version



## <span id="page-2-0"></span>**SPECIFICATIONS**

 $V_{\text{DD}}$  = 12.5 V to 16.5 V, V<sub>SS</sub> = −16.5 V to −12.5 V, V<sub>REFP</sub> = 10 V, V<sub>REFN</sub> = −10 V, V<sub>CC</sub> = 2.7 V to +5.5 V, IOV<sub>CC</sub> = 1.71 V to 5.5 V,  $R_{\rm L}$  = unloaded,  $C_{\rm L}$  = unloaded,  $T_{\rm MIN}$  to  $T_{\rm MAX}$ , unless otherwise noted.

#### **Table 2.**



<span id="page-3-0"></span>

<sup>1</sup> Temperature range: −40°C to +125°C, typical conditions: T<sub>A</sub> = +25°C, V<sub>DD</sub> = +15 V, V<sub>SS</sub> = −15 V, V<sub>REFP</sub> = +10 V, V<sub>REFN</sub> = −10 V.<br><sup>2</sup> Performance characterized with the [AD8675A](http://www.analog.com/AD8675)RZ output buffer.

 $^3$  Linearity error refers to both INL error and DNL error, either parameter can be expected to drift by the amount specified after the length of time specified.  $^4$  Th[e AD5790](http://www.analog.com/AD5790) is configured in unity-gain mode with a low-pass RC filter on the output. R = 300 Ω, C = 143 pF (total capacitance seen by the output buffer, lead capacitance, and so forth).

<sup>5</sup> Current flowing in an individual logic pin.

### <span id="page-4-0"></span>**TIMING CHARACTERISTICS**

 $\rm V_{\rm CC}$  = 2.7 V to 5.5 V; all specifications  $\rm T_{\rm MIN}$  to  $\rm T_{\rm MAX}$  unless otherwise noted.

#### **Table 3.**



<sup>1</sup> All input signals are specified with t<sub>R</sub> = t<sub>F</sub> = 1 ns/V (10% to 90% of IOV<sub>CC</sub>) and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2. <sup>2</sup> Maximum SCLK frequency is 35 MHz for write mode and 16 MHz for readback and da

<span id="page-4-1"></span>



<span id="page-5-0"></span>*Figure 3. Readback Mode Timing Diagram*



*Figure 4. Daisy-Chain Mode Timing Diagram*

## <span id="page-7-0"></span>ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Transient currents of up to 100 mA do not cause SCR latch-up.

#### **Table 4.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device is a high performance integrated circuit with an ESD rating of <1.6 kV, and it is ESD sensitive. Proper precautions must be taken for handling and assembly.

#### <span id="page-7-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-8-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



*Figure 5. Pin Configuration*

#### **Table 5. Pin Function Descriptions**



## <span id="page-9-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



*Figure 6. Integral Nonlinearity Error vs. DAC Code, ±10 V Span*

<span id="page-9-1"></span>

*Figure 7. Integral Nonlinearity Error vs. DAC Code, 10 V Span*



*Figure 8. Integral Nonlinearity Error vs. DAC Code, 5 V Span*



*Figure 9. Integral Nonlinearity Error vs. DAC Code, 5 V Span, ×2 Gain Mode*



<span id="page-9-2"></span>



*Figure 11. Differential Nonlinearity Error vs. DAC Code, 10 V Span*



*Figure 12. Differential Nonlinearity Error vs. DAC Code, 5 V Span*



*Figure 13. Differential Nonlinearity Error vs. DAC Code, 5 V Span, ×2 Gain Mode*



*Figure 14. Integral Nonlinearity Error vs. Temperature*



*Figure 15. Differential Nonlinearity Error vs. Temperature*







*Figure 17. Integral Nonlinearity Error vs. Supply Voltage, 5 V Span*



*Figure 18. Differential Nonlinearity Error vs. Supply Voltage, ±10 V Span*



*Figure 19. Differential Nonlinearity Error vs. Supply Voltage, 5 V Span*





















*Figure 26. Gain Error vs. Supply Voltage, ±10 V Span*









*Figure 29. Differential Nonlinearity Error vs. Reference Voltage*























*Figure 42. 500 Code Step Settling Time*



*Figure 43. 6 MSB Segment Glitch Energy for ±10 V V<sub>REF</sub>* 

<span id="page-15-0"></span>

<span id="page-15-1"></span>*Figure 44. 6 MSB Segment Glitch Energy for 10 V V<sub>RFF</sub>* 



*Figure 45. 6 MSB Segment Glitch Energy for 5 V V<sub>REF</sub>* 

<span id="page-15-2"></span>





*Figure 47. Voltage Output Noise, 0.1 Hz to 10 Hz Bandwidth*

10239-044

0239-044

10239-048

<span id="page-16-0"></span>10239-048

**V<sub>DD</sub> = +15V<br>V<sub>SS</sub> = –15V<br>V<sub>REFP</sub> = +10V<br>V<sub>REFN</sub> = –10V<br>UNITY GAIN<br>ADA4898-1** 



## <span id="page-17-0"></span>**TERMINOLOGY**

#### **Relative Accuracy**

Relative accuracy, or integral nonlinearity (INL), is a measure of the maximum deviation, in LSB, from a straight line passing through the endpoints of the DAC transfer function. A typical INL error vs. code plot is shown i[n Figure 6.](#page-9-1)

#### **Differential Nonlinearity (DNL)**

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic. A typical DNL error vs. code plot is shown i[n Figure 10.](#page-9-2)

#### **Long-Term Linearity Error Stability**

Linearity error long-term stability is a measure of the stability of the linearity of the DAC over a long period of time. It is specified in LSB for a time period of 500 hours and 1000 hours at an elevated ambient temperature.

#### **Zero-Scale Error**

Zero-scale error is a measure of the output error when zero-scale code (0x00000) is loaded to the DAC register. Ideally, the output voltage should be V<sub>REFN</sub>. Zero-scale error is expressed in LSBs.

#### **Zero-Scale Error Temperature Coefficient**

Zero-scale error temperature coefficient is a measure of the change in zero-scale error with a change in temperature. It is expressed in ppm FSR/°C.

#### **Full-Scale Error**

Full-scale error is a measure of the output error when full-scale code (0xFFFFF) is loaded to the DAC register. Ideally, the output voltage should be  $V_{REFP}$  – 1 LSB. Full-scale error is expressed in LSBs.

#### **Full-Scale Error Temperature Coefficient**

Full-scale error temperature coefficient is a measure of the change in full-scale error with a change in temperature. It is expressed in ppm FSR/°C.

#### **Gain Error**

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal, expressed in ppm of the full-scale range.

#### **Gain Error Temperature Coefficient**

Gain error temperature coefficient is a measure of the change in gain error with a change in temperature. It is expressed in ppm FSR/°C.

#### **Midscale Error**

Midscale error is a measure of the output error when midscale code (0x80000) is loaded to the DAC register. Ideally, the output voltage should be  $(\rm{V}_{\rm{REFP}} - \rm{V}_{\rm{REFN}})/2 + \rm{V}_{\rm{REFN}}$ . Midscale error is expressed in LSBs.

#### **Output Voltage Settling Time**

Output voltage settling time is the amount of time it takes for the output voltage to settle to a specified level for a specified change in voltage. For fast settling applications, a high speed buffer amplifier is required to buffer the load from the 3.4 k $\Omega$ output impedance of the [AD5790,](http://www.analog.com/ad5790) in which case, it is the amplifier that determines the settling time.

#### **Digital-to-Analog Glitch Impulse**

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is specified as the area of the glitch in nV-s and is measured when the digital input code is changed by 1 LSB at the major carry transition. See [Figure 49.](#page-16-0)

#### **Output Enabled Glitch Impulse**

Output enabled glitch impulse is the impulse injected into the analog output when the clamp to ground on the DAC output is removed. It is specified as the area of the glitch in nV-sec (see [Figure 49\)](#page-16-0).

#### **Digital Feedthrough**

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC but is measured when the DAC output is not updated. It is specified in nV-sec and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s, and vice versa.

#### **Total Harmonic Distortion (THD)**

Total harmonic distortion is the ratio of the rms sum of the harmonics of the DAC output to the fundamental value. Only the second to fifth harmonics are included.

#### **DC Power Supply Rejection Ratio**

DC power supply rejection ratio is a measure of the rejection of the output voltage to dc changes in the power supplies applied to the DAC. It is measured for a given dc change in power supply voltage and is expressed in µV/V.

#### **AC Power Supply Rejection Ratio (AC PSRR)**

AC power supply rejection ratio is a measure of the rejection of the output voltage to ac changes in the power supplies applied to the DAC. It is measured for a given amplitude and frequency change in power supply voltage and is expressed in decibels.

<span id="page-18-0"></span>The [AD5790](http://www.analog.com/AD5790) is a high accuracy, fast settling, single, 20-bit, serial input, voltage-output DAC. It operates from a  $V_{DD}$  supply voltage of 7 V to 16.5 V and a  $V_{SS}$  supply of -16.5 V to -2.5 V. Data is written to th[e AD5790](http://www.analog.com/AD5790) in a 24-bit word format via a 3-wire serial interface. Th[e AD5790](http://www.analog.com/AD5790) incorporates a power-on reset circuit that ensures the DAC output powers up to 0 V with the V<sub>OUT</sub> pin clamped to AGND through a ~6 kΩ internal resistor.

### <span id="page-18-1"></span>**DAC ARCHITECTURE**

The architecture of th[e AD5790](http://www.analog.com/AD5790) consists of two matched DAC sections. A simplified circuit diagram is shown in [Figure 50.](#page-18-3)  The six MSBs of the 20-bit data-word are decoded to drive 63 switches, E0 to E62. Each of these switches connects one of 63 matched resistors to either the buffered  $V_{REP}$  or buffered  $V_{REN}$  voltage. The remaining 14 bits of the data-word drive Switches S0 to S13 of a 14-bit voltage mode R-2R ladder network.





#### <span id="page-18-3"></span><span id="page-18-2"></span>**SERIAL INTERFACE**

The [AD5790](http://www.analog.com/AD5790) has a 3-wire serial interface (SYNC, SCLK, and SDIN) that is compatible with SPI, QSPI, and MICROWIRE interface standards, as well as most DSPs (se[e Figure 2](#page-5-0) for a timing diagram).

#### *Input Shift Register*

The input shift register is 24 bits wide. Data is loaded into the device MSB first as a 24-bit word under the control of a serial clock input, SCLK, which can operate at up to 35 MHz. The input register consists of a R/W bit, three address bits and 20 data bits as shown in [Table 6.](#page-18-4) The timing diagram for this operation is shown in [Figure 2.](#page-5-0)

### <span id="page-18-4"></span>**Table 6. Input Shift Register Format**





### <span id="page-18-5"></span>**Table 7. Decoding the Input Shift Register**

 $<sup>1</sup>$  X is don't care.</sup>

### <span id="page-19-0"></span>**STANDALONE OPERATION**

The serial interface works with both a continuous and noncontinuous serial clock. A continuous SCLK source can be used only if SYNC is held low for the correct number of clock cycles.

In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and SYNC must be taken high after the final clock to latch the data. The first falling edge of SYNC starts the write cycle. Exactly 24 falling clock edges must be applied to SCLK before SYNC is brought high again. If SYNC is brought high before the  $24<sup>th</sup>$  falling SCLK edge, the data written is invalid. If more than 24 falling SCLK edges are applied before SYNC is brought high, the input data is also invalid.

The input shift register is updated on the rising edge of SYNC. For another serial transfer to take place, SYNC must be brought low again. After the end of the serial data transfer, data is automatically transferred from the input shift register to the addressed register. When the write cycle is complete, the output can be updated by taking  $\overline{\text{LDAC}}$  low while  $\overline{\text{SYNC}}$  is high.

#### *Daisy-Chain Operation*

For systems that contain several devices, the SDO pin can be used to daisy chain several devices together. Daisy-chain mode can be useful in system diagnostics and in reducing the number of serial interface lines. The first falling edge of SYNC starts the write cycle. SCLK is continuously applied to the input shift register when SYNC is low. If more than 24 clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting the SDO of the first device to the SDIN input of the next device in the chain, a multidevice interface is constructed. Each device in the system requires 24 clock pulses. Therefore, the total number of clock cycles must equal  $24 \times N$ , where N is the total number of [AD5790](http://www.analog.com/AD5791) devices in the chain. When the serial transfer to all devices is complete, SYNC is taken high. This latches the input data in each device in the daisy chain and prevents any further data from being clocked into the input shift register. The serial clock can be a continuous or a gated clock.

A continuous SCLK source can be used only if SYNC is held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and SYNC must be taken high after the final clock to latch the data.

In any one daisy-chain sequence, do not mix writes to the DAC register with writes to any of the other registers. All writes to the daisy-chained parts must be either writes to the DAC registers or writes to the control, clearcode, or software control register.



#### *Readback*

The contents of all the on-chip registers can be read back via the SDO pin. [Table 7](#page-18-5) outlines how the registers are decoded. After a register has been addressed for a read, the next 24 clock cycles clock the data out on the SDO pin. The clocks must be applied while SYNC is low. When SYNC is returned high, the SDO pin is placed in tristate. For a read of a single register, the NOP function can be used to clock out the data. Alternatively, if more than one register is to be read, the data of the first register to be addressed can be clocked out at the same time the second register to be read is being addressed. The SDO pin must be enabled to complete a readback operation. The SDO pin is enabled by default.

### <span id="page-19-1"></span>**HARDWARE CONTROL PINS** *Load DAC Function (LDAC)*

After data has been transferred into the input register of the DAC, there are two ways to update the DAC register and DAC output. Depending on the status of both SYNC and LDAC, one of two update modes is selected: synchronous DAC update or asynchronous DAC update.

#### **Synchronous DAC Update**

In this mode,  $\overline{\text{LDAC}}$  is held low while data is being clocked into the input shift register. The DAC output is updated on the rising edge of SYNC.

#### **Asynchronous DAC Update**

In this mode, LDAC is held high while data is being clocked into the input shift register. The DAC output is asynchronously updated by taking  $\overline{\text{LDAC}}$  low after  $\overline{\text{SYNC}}$  has been taken high. The update now occurs on the falling edge of  $\overline{\text{LDAC}}$ .

#### *Reset Function (RESET)*

The [AD5790](http://www.analog.com/AD5790) can be reset to its power-on state by two means: either by asserting the RESET pin or by using the software reset control function (se[e Table 13\)](#page-22-0). If the RESET pin is not used, hardwire it to  $IOV_{CC}$ .

#### *Asynchronous Clear Function (CLR)*

The CLR pin is an active low clear that allows the output to be cleared to a user defined value. The 20-bit clear code value is programmed to the clearcode register (see [Table 12\)](#page-21-0). It is necessary to maintain CLR low for a minimum amount of time to complete the operation (see [Figure 2\)](#page-5-0).When the CLR signal is returned high the output remains at the clear value (if LDAC

#### **Table 8. Hardware Control Pins Truth Table**

is high) until a new value is loaded to the DAC register. The output cannot be updated with a new value while the CLR pin is low. A clear operation can also be performed by setting the CLR bit in the software control register (se[e Table 13\)](#page-22-0).

#### <span id="page-20-0"></span>**ON-CHIP REGISTERS**

#### *DAC Register*

[Table 9](#page-20-1) outlines how data is written to and read from the DAC register.

The following equation describes the ideal transfer function of the DAC:

$$
V_{OUT} = \frac{(V_{REFP} - V_{REFN}) \times D}{2^{20}} + V_{REFN}
$$

where:

 $V_{REFN}$  is the negative voltage applied at the  $V_{REFN}$  input pin.  $V_{REFP}$  is the positive voltage applied at the  $V_{REFP}$  input pin. *D* is the 20-bit code programmed to the DAC.



 $<sup>1</sup>$  X is don't care.</sup>

#### <span id="page-20-1"></span>**Table 9. DAC Register**



#### *Control Register*

The control register controls the mode of operation of the [AD5790.](http://www.analog.com/AD5790)

#### *Clearcode Register*

The clearcode register sets the value to which the DAC output is set when the  $\overline{\text{CLR}}$  pin or CLR bit in the software control register is asserted. The output value depends on the DAC coding that is being used, either binary or twos complement. The default register value is 0.

## **Table 10. Control Register**



#### **Table 11. Control Register Functions**



#### <span id="page-21-0"></span>**Table 12. Clearcode Register**





#### *Software Control Register*

This is a write only register in which writing a 1 to a particular bit has the same effect as pulsing the corresponding pin low.

#### <span id="page-22-0"></span>**Table 13. Software Control Register**



<sup>1</sup> The CLR function has no effect when the  $\overline{\text{LDAC}}$  pin is low.

 $2$  The LDAC function has no effect when the  $\overline{\text{CLR}}$  pin is low.

#### **Table 14. Software Control Register Functions**



## <span id="page-23-0"></span>[AD5790](http://www.analog.com/AD5790) FEATURES

### <span id="page-23-1"></span>**POWER-ON TO 0 V**

The [AD5790](http://www.analog.com/AD5790) contains a power-on reset circuit that, as well as resetting all registers to their default values, controls the output voltage during power-up. Upon power-on, the DAC is placed in tristate (its reference inputs are disconnected), and its output is clamped to AGND through a ~6 kΩ resistor. The DAC remains in this state until programmed otherwise via the control register. This is a useful feature in applications where it is important to know the state of the DAC output while it is in the process of powering up.

#### <span id="page-23-2"></span>**CONFIGURING TH[E AD5790](http://www.analog.com/AD5790)**

After power-on, the [AD5790](http://www.analog.com/AD5790) must be configured to put it into normal operating mode before programming the output. To do this, the control register must be programmed. The DAC is removed from tristate by clearing the DACTRI bit, and the output clamp is removed by clearing the OPGND bit. At this point, the output goes to  $V_{REFN}$ , unless an alternative value is first programmed to the DAC register.

#### <span id="page-23-3"></span>**DAC OUTPUT STATE**

The DAC output can be placed in one of three states, controlled by the DACTRI and OPGND bits of the control register, as shown in [Table 15.](#page-23-6)

#### <span id="page-23-6"></span>**Table 15. Output State Truth Table**



#### <span id="page-23-4"></span>**OUTPUT AMPLIFIER CONFIGURATION**

There are a number of different ways that an output amplifier can be connected to the [AD5790,](http://www.analog.com/AD5790) depending on the voltage references applied and the desired output voltage span.

#### *Unity-Gain Configuration*

[Figure 52](#page-23-7) shows an output amplifier configured for unity gain. In this configuration, the output spans from  $V_{REFN}$  to  $V_{REFP}$ .



*Figure 52. Output Amplifier in Unity-Gain Configuration* 

<span id="page-23-7"></span>A second unity-gain configuration for the output amplifier is one that removes an offset from the input bias currents of the amplifier. It does this by inserting a resistance in the feedback path of the amplifier that is equal to the output resistance of the DAC. The DAC output resistance is 3.4 k $\Omega$ . By connecting R1 and  $R_{FB}$  in parallel, a resistance equal to the DAC resistance is available on chip. Because the resistors are all on one piece of silicon, they are temperature coefficient matched. To enable this mode of operation the RBUF bit of the control register must be set to Logic 1[. Figure 53](#page-23-5) shows how the output amplifier is connected to th[e AD5790.](http://www.analog.com/AD5790) In this configuration, the output amplifier is in unity gain and the output spans from  $V_{REFN}$  to V<sub>REFP</sub>. This unity-gain configuration allows a capacitor to be placed in the amplifier feedback path to improve dynamic performance.



<span id="page-23-5"></span>*Figure 53. Output Amplifier in Unity Gain with Amplifier Input Bias Current Compensation*

#### *Gain of Two Configuration (×2 Gain Mode)*

[Figure 54](#page-24-0) shows an output amplifier configured for a gain of two. The gain is set by the internal matched 6.8 kΩ resistors, which are exactly twice the DAC resistance, having the effect of removing an offset from the input bias current of the external amplifier. In this configuration, the output spans from 2  $\times$  $\rm V_{\rm REFN}$  –  $\rm V_{\rm REFP}$  to  $\rm V_{\rm REFP}$  . This configuration is used to generate a bipolar output span from a single ended reference input with  $V<sub>REFN</sub> = 0 V.$  For this mode of operation, the RBUF bit of the control register must be cleared to Logic 0.



<span id="page-24-0"></span>*Figure 54. Output Amplifier in Gain of Two Configuration*

# <span id="page-25-0"></span>APPLICATIONS INFORMATION

<span id="page-25-2"></span><span id="page-25-1"></span>

[Figure 55](#page-25-2) shows a typical operating circuit for th[e AD5790](http://www.analog.com/AD5790) using an [AD8675](http://www.analog.com/AD8675) as an output buffer. Because the output impedance of th[e AD5790](http://www.analog.com/AD5790) is 3.4 kΩ, an output buffer is required for driving low resistive, high capacitive loads.

### <span id="page-26-0"></span>**EVALUATION BOARD**

An evaluation board is available for th[e AD5790](http://www.analog.com/AD5790) to aid designers in evaluating the high performance of the part with minimum effort. The [AD5790](http://www.analog.com/AD5790) evaluation kit includes a populated and teste[d AD5790](http://www.analog.com/AD5790) printed circuit board (PCB).

The evaluation board interfaces to the USB port of a PC. Software is available with the evaluation board to allow the user to easily program th[e AD5790.](http://www.analog.com/AD5790) The software runs on any PC that has Microsoft<sup>®</sup> Windows<sup>®</sup> XP (SP2), or Vista (32-bit or 64-bit), or Windows 7 installed. The [AD5790](http://www.analog.com/AD5790) user guide[, UG-342,](http://www.analog.com/UG-342) is available, which gives full details on the operation of the evaluation board.

## <span id="page-27-0"></span>OUTLINE DIMENSIONS



#### <span id="page-27-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2011-2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10239-0-7/12(C)**



www.analog.com

Rev. C | Page 28 of 28